

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/904,663	(07/16/2001	Mikio Ohtaki	KAN 120D1	7934	
23995	7590	12/10/2002				
RABIN &			EXAMINER			
1101 14TH : SUITE 500	,		HOLLINGTON, JERMELE M			
WASHINGTON, DC 20005				ART UNIT	PAPER NUMBER	
				2829		
				DATE MAILED: 12/10/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No	D	Applicant(s)					
		09/904,663		OHTAKI, MIKIO					
	Office Action Summary	Examiner		Art Unit					
		Jermele M. Hol	lington	2829					
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address								
Period for Reply									
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILIN'S DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133) Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status									
1)[_									
2a)[∑	·	his action is non							
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.									
Disposition of Claims									
	4) Claim(s) <u>21-27 and 42-52</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
	Claim(s) is/are allowed.								
	Claim(s) <u>21-27 and 42-52</u> is/are rejected.								
	Claim(s) is/are objected to.								
	Claim(s) are subject to restriction and/	or election requi	rement.						
Application Papers									
9) The specification is objected to by the Examiner.									
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
11\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Applicant may not request that any objection to the drawing(s) be field in abeyance. See G of G where G is 11) \square The proposed drawing correction filed on <u>18 October 2002</u> is: a) \square approved b) \square disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.									
12) The oath or declaration is objected to by the Examiner.									
Priority under 35 U.S.C. §§ 119 and 120									
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).									
	a)⊠ All b)□ Some * c)□ None of:								
ĺ	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No. 09/434,490.								
	 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
141	*See the attached detailed Office action for a list of the detailed deposition and the detailed of the detailed of the detailed of the detailed d								
	a) The translation of the foreign language provisional application has been received.								
15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.									
Attachme		4/	☐ Interview Summs	ary (PTO-413) Paper No(s)					
2) Not	ice of References Cited (PTO-892) ice of Draftsperson's Patent Drawing Review (PTO-948) ormation Disclosure Statement(s) (PTO-1449) Paper No(s	4) 5) 6) <u>10</u> . 6)	Notice of Informa	al Patent Application (PTO-152)					

Art Unit: 2829

DETAILED ACTION

Drawings

1. The corrected or substitute drawings were received on Sept. 23, 2002. These drawings are approved.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

3. Claim 44 is objected to because of the following informalities: in line 3 please delete "and (1)" between "first" and "surface". Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.
- 5. Claims 21-27 and 42-52 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claims 21-22 and 44-45, it is not clear what item is "dividing the wafer into a plurality of semiconductor devices." On page 24, lines 3-4 and page 27 lines 7-8, it states: "The wafer to be measured ... is resin-coated and is ultimately divided into a plurality of CSP devices ..." However, it does not state what item(s) divides the wafer.

Art Unit: 2829

For examination purpose, the examiner assumes that any item for wafer cutting could be use to divide the wafer into semiconductor devices. Since claims 23-27 and 42-43 depend off of claims 21-22 and claims 46-52 depend off of claims 44-45, they are also rejected.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 21-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakata et al (6297658) in view of Yamamoto (6372528).

Regarding claim 21. Nakata et al discloses [see fig. 1] a method of manufacturing probe card of a wafer burn-in cassette comprising providing a semiconductor wafer (10) having a plurality of circuit elements [not shown] on a surface [not number but shown in fig. 1] thereof [see column 3 lines 27-30 and column 6 lines 25-26], forming on the wafer surface [not number but shown] a plurality of electrodes (16) connected with the circuit elements [see column 6 lines 30-31], coating the wafer surface with a resin film (represented as probe card 12) [see column 6 lines 27-28], the plurality of electrodes (16)being exposed through the resin film (12) [see fig. 1], inserting the wafer (10) into a burn-in apparatus (represented as burn-in cassette), testing the plurality of circuit elements [not shown] for electrical functions in the burn-in apparatus (burn-in cassette) through the plurality of electrodes (16) and dividing the wafer (10) [see fig. 3 with scribe lines dividing each semiconductor device] into the plurality of semiconductor device [not

Art Unit: 2829

number but shown in fig. 3]. However, he does not disclose the wafer expose to air as claimed. Yamamoto discloses [see Figs. 6 and 14] providing a semiconductor wafer (1) with a wafer surface having a plurality of circuit elements [not shown in figs.] formed thereon, inserting [via controller 11] the wafer (1) into a burn-in apparatus (10) wherein the wafer (1) is exposed to convective air (8) in the burn-in apparatus (10). Further, Yamamoto teaches that the addition of the wafer exposed to air is advantageous because it helps eliminate overheating of the wafer during testing in the burn-in apparatus. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Nakata et al by adding means to blow air on the wafer as taught by Yamamoto in order to eliminate overheating of the wafer during testing in the burn-in apparatus.

Regarding claims 22, Nakata inherently discloses dividing the wafer after testing [see fig. 3].

Regarding claims 23 and 25, Nakata discloses mounting the wafer (10) on a circuit board (represented as wiring board 13) with an elastic sheet or film (represented as conductive rubber 21) interposed there between including electrically connecting wiring circuit [nit number but shown in fig. 1] on the circuit board (13) to the electrodes (16) on the wafer (10) through bump electrode (17) in the film (21).

Regarding claims 24 and 26, Nakata discloses disposing over the wafer (10) a holding plate (represented as first sealed member 15 and second sealed member 25) having a through hole (26) and pressing the wafer (10) on the circuit board (13) with the holding plate (15 and 25) [see column 6 line 56- column 7 line 54].

Art Unit: 2829

Regarding claim 27, Nakata discloses forming a plurality of solder balls as the electrodes (17) [see fig. 1].

Regarding claims 42-43, Yamamoto discloses [see Fig. 14] providing the convective air (8) over the wafer (1) through a through hole (7).

Regarding claim 44, Nakata et al discloses [see fig. 1] a method of manufacturing probe card of a wafer burn-in cassette comprising preparing a semiconductor wafer (10) with a first surface and a second surface, the second surface being opposite to the first surface, wherein the first surface has a plurality of circuit elements [not shown] formed thereon [see column 3 lines 27-30 and column 6 lines 25-26], forming a plurality of electrodes (16) on the first surface, the electrodes (16) being connected to the circuit elements [see column 6 lines 30-31], inserting the wafer (10) into a burn-in apparatus (represented as burn-in cassette), testing the plurality of circuit elements [not shown] for electrical functions in the burn-in apparatus (burn-in cassette) through the plurality of electrodes (16) and dividing the wafer (10) [see fig. 3 with scribe lines dividing each semiconductor device] into the plurality of semiconductor device [not number but shown in fig. 3]. However, he does not disclose the wafer expose to air as claimed. Yamamoto discloses [see Figs. 6 and 14] providing a semiconductor wafer (1) with a wafer surface having a plurality of circuit elements [not shown in figs.] formed thereon, inserting [via controller 11] the wafer (1) into a burn-in apparatus (10) wherein the wafer (1) is exposed to convective air (8) in the burn-in apparatus (10). Further, Yamamoto teaches that the addition of the wafer exposed to air is advantageous because it helps eliminate overheating of the wafer during testing in the burnin apparatus. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Nakata et al by adding means to blow air on

Art Unit: 2829

the wafer as taught by Yamamoto in order to eliminate overheating of the wafer during testing in the burn-in apparatus.

Regarding claims 45, Nakata inherently discloses dividing the wafer after testing [see fig. 3].

Regarding claims 46 and 48, Nakata discloses mounting the wafer (10) on a circuit board (represented as wiring board 13) with an elastic sheet or film (represented as conductive rubber 21) interposed there between including electrically connecting wiring circuit [nit number but shown in fig. 1] on the circuit board (13) to the electrodes (16) on the wafer (10) through bump electrode (17) in the film (21).

Regarding claims 47 and 49, Nakata discloses disposing over the wafer (10) a holding plate (represented as first sealed member 15 and second sealed member 25) having a through hole (26) and pressing the wafer (10) on the circuit board (13) with the holding plate (15 and 25) [see column 6 line 56- column 7 line 54].

Regarding claim 50, Nakata discloses forming a plurality of solder balls as the electrodes (17) [see fig. 1].

Regarding claims 51-52, Yamamoto discloses [see Fig. 14] providing the convective air (8) over the wafer (1) through a through hole (7).

Conclusion

8. Applicant's arguments with respect to claims 21-27 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2829

With regarding to claim rejections under 35 USC 112 2nd paragraph, the applicants' state: "As to claims 21-22, the Examiner states that the text "dividing the wafer into a plurality of semiconductor device" is unclear. However, the applicant does not understand the confusion."

In response to the above statement, the Office Action mailed on April 17, 2002 states: "it is not clear what is "dividing the wafer into a plurality of semiconductor device."" The examiner has clarified the statement by saying "what item(s) is "dividing the wafer into a plurality of semiconductor device" as stated above. Therefore, the rejection will remain until the applicant could point out what item is dividing the wafer as claimed.

- 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Ebihara et al (5021733), Hashinaga et al (5327075 and 5414370) and Saeki et al (5557215) disclose a method and apparatus for testing a wafer using bump electrodes on bump pads.
- 10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Page 8

Application/Control Number: 09/904,663

Art Unit: 2829

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jermele M. Hollington whose telephone number is (703) 305-1653. The examiner can normally be reached on M-F (9:00-3:30 EST) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (703) 308-1233. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7382 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Jermele M. Hollington Examiner Art Unit 2829

gam. H

December 6, 2002

KAMAND CUNEO

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800